
PIC16C71X
DS30272A-page 52
1997 Microchip Technology Inc.
8.3
Reset
The PIC16CXX differentiates between various kinds of
reset:
Power-on Reset (POR)
MCLR reset during normal operation
MCLR reset during SLEEP
WDT Reset (normal operation)
Brown-out Reset (BOR) (PIC16C710/711/715)
Parity Error Reset (PIC16C715)
Some registers are not affected in any reset condition;
their status is unknown on POR and unchanged in any
other reset. Most other registers are reset to a “reset
state” on Power-on Reset (POR), on the MCLR and
Applicable Devices
710 71 711 715
WDT Reset, on MCLR reset during SLEEP, and Brown-
out Reset (BOR). They are not affected by a WDT
Wake-up, which is viewed as the resumption of normal
operation. The TO and PD bits are set or cleared differ-
ently in different reset situations as indicated in
Table 8-ware to determine the nature of the reset. See
Table 8-of all registers.
A simplied block diagram of the on-chip reset circuit is
The PIC16C710/711/715 have a MCLR noise lter in
the MCLR reset path. The lter will detect and ignore
small pulses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
FIGURE 8-9:
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
S
R
Q
External
Reset
MCLR/VPP Pin
VDD
OSC1/
WDT
Module
VDD rise
detect
OST/PWRT
On-chip(1)
RC OSC
WDT Time-out
Power-on Reset
OST
PWRT
Chip_Reset
10-bit Ripple-counter
Enable OST
Enable PWRT
SLEEP
Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.
2: Brown-out Reset is implemented on the PIC16C710/711/715.
3: Parity Error Reset is implemented on the PIC16C715.
Brown-out
Reset(2)
BODEN
CLKIN
Pin
10-bit Ripple-counter
Program
Memory
Parity(3)
MPEEN